ABSTRACT
INTRODUCTION
A function of digital phase-locked loop is to lock to the phase of an input reference signal with the feedback signal produce by VCO and passes through divider circuitry. A basic form of a PLL consists of three fundamental blocks, namely,
• Phase detector (PD).
• Loop filter.
• Voltage controlled oscillator (VCO)
The phase detector compares the phase of input signal or reference signal with the phase of signal produced by the VCO. Phase detector compares the phase difference between two input signal and produce Output signal in form of difference voltage proportional to phase difference. The difference voltage signal is filtered by the loop filter and applied to the input to VCO(Vcontrol). The control voltage on the VCO produce the frequency such that reduces the phase difference between the input signal and the local oscillator. When the loop is locked, than both signal's phase are equal. This period of frequency acquisition, is referred as pull-in time, this can be very long or very short, depending on the bandwidth of the PLL.
PHASE DETECTOR
Generally two broad categories of phase detectors can be distinguished: multiplier circuits and sequential circuits. Multipliers generate the useful DC error output as the average product of the input-signal waveform times the local oscillator waveform. A properly designed multiplier is capable of operation on an input signal buried deeply in noise. A sequential phase detector generates an output voltage that is a function of the lime interval between a zero crossing on the signal and a zero crossing on the VCO waveform. Sequential phase detectors are capable of detecting both the phase and frequency differences [4] . There are two main digital phase detectors:
• XOR phase detector.
• Phase/frequency detector.
XOR PHASE DETECTOR
The XOR phase detector is simply exclusive OR gate. We know the simple operation of exclusive OR gate, it compare phase difference between both signal and produce output pulses basis on the input varies. It provide dc level proportional to the phase difference between the inputs. While the XOR circuit produces error pulses on both rising and falling edges. The operation of phase detectors is similar to that of differential amplifiers in that both sense the difference between the inputs, generating a proportional output. It doesn't contain any phase difference information.
The phase difference between the dclock and data is given by 
CMOS LAYOUT DESIGN
We have observed the implementation of XOR phase detector now see below figure 18 & 19 shows the CMOS layout design for the XOR phase detector simply verified truth table of the XOR gate or we can say it detect when there is any change in it's input phase. 
CONCLUSION
The major disadvantage of XOR Phase Detector is that it can lock onto harmonics of the reference clock signal and most importantly it cannot detect a difference in frequency. To take care of these disadvantages, we have implemented the Phase Frequency Detector, which can detect a difference in phase and frequency between the reference clock signal and feedback signals. 
